NetTimeLogic provides two different IRIG cores, an IRIG Master and an IRIG Slave. Both support DCLS and AC encoding (for AC encoding external DACs and ADCs are used)
All cores are in plain VHDL and completely FPGA vendor independent. The protocols are implemented as full hardware cores, no soft-core CPUs are used.
