NetTimeLogic’s PPS Slave Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize to a Pulse per Second input. The whole algorithms and calculations are implemented in the core, no CPU is required. This allows running PPS synchronization completely independent and standalone from the user application. The core can be configured either by signals or by an AXI4Light-Slave Register interface.
All calculations and corrections are implemented completely in HW.
- PPS Slave Clock
- Input signal filter
- PPS supervision
- PPS duty cycle analysis, width can be read via register
- Synchronization accuracy: +/- 25ns
- AXI4 Light register set or static configuration
- Timestamp resolution with 50 MHz system clock: 10ns
- Hardware PI Servo
Licensing & Pricing
There are different licensing possibilities. All prices are in US Dollars without VAT, all prices are one-time fees, no royalties apply:
- Project Source Code: 2400$
- Site Source Code: 4400$
All prices are non-binding estimates – please use the contact form for definitive pricing and lead-time information.
Size : 187.856 Kb
Type : pdf
Size : 816.227 Kb
Type : pdf