

ZmEth1000SFP


This Zmod[™] module features a dual SFP cage supporting 1000BASE-X or 100BASE-FX, powered by the TI DP83869HM High Immunity Ethernet PHY connected via two separate RGMII interfaces. Offering minimal jitter, low latency, and SyncE support, this module is ideal for industrial, power and utilities, telecom and real-time applications.

Module:

Key Features:

- Two SFP Slots
- 1000Base-X or 100Base-FX
- MDIO Interface to the PHYs
- I2C interface to each SFP
- SyncE (Synchronous Ethernet) Support on Both Ports
- RGMII Interface to FPGA





Block Diagram:


Specification:	
Ethernet PHY	2x TI DP83869HM
PHY Interface	2x RGMII
PHY CLK	2x onboard 25MHz Oscillator
	Assembly of 0 Ohm resistors (R207/R307 and R208/R308) allows
	providing the clock from the FPGA
	2x PHY programable Output clock
Status LEDs	Link and Traffic LEDs (green)
	PHY A (LED_0 D201 & LED_2 D200)
	PHY B (LED_0 D301 & LED_2 D300)
Configuration PHY	Shared MDIO Interface
	(PHY A Addr: 0x03; PHY B Addr: 0x0C)
	100Base-FX and 1000Base-X strapping option via Jumper P200
	(PHY A) and P300 (PHY B)
	Pos 1-2: 1000Base-X
	Post 2-3: 100Base-FX
Configuration SFP	I2C to each SFP via I2C Mux (PI4MSD5V9540B) (Addr: 0xE0)
	PHY A → CHO
	PHY B → CH1
Power	5V, 3.3V and 1.8V provided via the connector
	2.5V and 1.1V generated onboard for the two PHYs
	Total Power Consumption ~1.2W for RGMII to 1000Base-X
	(without the SFP Power Consumption)
Base Connector	Samtec QSE-020-01-F-D-A




NetTimeLogic GmbH Synchronization Solutions Strassburgstrasse 10 8004 Zürich Switzerland contact@nettimelogic.com www.nettimelogic.com www.aionyx.ch

Information contained in this data sheet is subject to change without notice. Trademarks used are property of their respective owners. Copyright © 2023 NetTimeLogic GmbH. All rights reserved.

Module Overview & Pin Description:





NetTimeLogic GmbH Synchronization Solutions Strassburgstrasse 10 8004 Zürich Switzerland contact@nettimelogic.com www.nettimelogic.com www.aionyx.ch

Information contained in this data sheet is subject to change without notice. Trademarks used are property of their respective owners. Copyright © 2023 NetTimeLogic GmbH. All rights reserved.

J100 (QTE-020 SYZYGY standard connector)

$\begin{array}{c} 2 \\ 6 \\ 6 \\ 8 \\ 8 \\ 8 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 228 \\ 228 \\ 228 \\ 228 \\ 228 \\ 228 \\ 228 \\ 228 \\ 228 \\ 228 \\ 228 \\ 238 \\$

GND	
and	

3	9 11 13 13 17 19	21 25 25 27 29 33	35 37 39

Pin	Signal	I/O	Description	Pin	Signal	I/O	Description
1	SCL	I/O	I2C SCL to the I2C Mux	2	5V	I	5V DC supply for the module
x3	SDA	I/O	I2C SDA to the I2C Mux	4	R_GA	-	Unused on this module
5	RGMII RX CLK (PHY A)	0	Receive Clock in RGMII Mode (Clock Pin on FPGA)	6	RGMII TX CLK (PHY A)	I	Transmit Clock in RGMII Mode
7	RGMII RX DO (PHY A)	0	Receive Data Bit 0 in RGMII Mode	8	RGMII TX DO (PHY A)	I	Transmit Data Bit 0 in RGMII Mode
9	RGMII RX D1 (PHY A)	0	Receive Data Bit 1 in RGMII Mode	10	RGMII TX D1 (PHY A)	I	Transmit Data Bit 1 in RGMII Mode
11	RGMII RX D2 (PHY A)	0	Receive Data Bit 2in RGMII Mode	12	RGMII TX D2 (PHY A)	I	Transmit Data Bit 2 in RGMII Mode
13	RGMII RX D3 (PHY A)	0	Receive Data Bit 3 in RGMII Mode	14	RGMII TX D3 (PHY A)	I	Transmit Data Bit 3 in RGMII Mode
15	Clock Output (PHY A)	0	25 MHz Clock Output from PHY A (Clock Pin on FPGA)	16	PHY CLK (PHY A)	I	Default unused (on board oscil- lator X200)
17	RGMII RX CTL (PHY A)	0	Receive Control in RGMII	18	RGMII TX CTL (PHY A)	I	Transmit Control in RGMII
19	PHY CLK (PHY B)	I	Default unused (on board oscillator X300)	20	RGMII RX CLK (PHY B)	0	Receive Clock in RGMII Mode (Clock Pin on FPGA)
21	RGMII TX D3 (PHY B)	I	Transmit Data Bit 3 in RGMII Mode	22	Clock Output (PHY B)	0	25 MHz Clock Output from PHY B (Clock Pin on FPGA)
23	RGMII TX D2 (PHY B)	I	Transmit Data Bit 2 in RGMII Mode	24	Reset N (PHY A)	I	Active Low PHY Reset
25	RGMII TX D1 (PHY B)	I	Transmit Data Bit 1 in RGMII Mode	26	RGMII RX D3 (PHY B)	0	Receive Data Bit 3 in RGMII Mode
27	RGMII TX DO (PHY B)	I	Transmit Data Bit 0 in RGMII Mode	28	RGMII RX D2 (PHY B)	0	Receive Data Bit 2in RGMII Mode
29	RGMII TX CLK (PHY B)	I	Transmit Clock in RGMII Mode	30	RGMII RX D1 (PHY B)	0	Receive Data Bit 1 in RGMII Mode
31	SMI MDC	I	Management Clock	32	RGMII RX DO (PHY B)	0	Receive Data Bit O in RGMII Mode
33	SMI MDIO	I/O	Management Data I/O	34	RGMII RX CTL (PHY B)	0	Receive Control in RGMII
35	RGMII TX CTL (PHY B)	I	Transmit Control in RGMII	36	Reset N (PHY B)	I	Active Low PHY Reset
37	RSVD	-	Reserved	38	RSVD	-	Reserved
39	1V8	I	1.8V DC supply for the mod- ule	40	3V3	I	3.3V DC supply for the module

Note: The module uses the SYZYGY standard connector and follows the same form factor. The module is not fully compliant with the SYZYGY standard but remains electrically compatible.

Dual SFP Cage					
J200	J200 2 x SFP Con- In/Out Connector for 1G SFP, 100M SFP, 1000BASE-T Copper SFP or 100BASE-			Copper SFP or 100BASE-	
J300	nector		TX Copper SFP		
NetTimeLogic GmbH Strassburgstrasse 10 contact@nettimelogic.co					



NetTimeLogic GmbH Synchronization Solutions Strassburgstrasse 1 8004 Zürich Switzerland

contact@nettimelogic.com www.nettimelogic.com www.aionyx.ch

Information contained in this data sheet is subject to change without notice. Trademarks used are property of their respective owners. Copyright © 2023 NetTimeLogic GmbH. All rights reserved.