UniversalPps**Analyzer**


The PPS Analyzer is specifically designed for Plugfests where multiple devices are synchronizing each other, and the accuracy of the individual devices shall be measured via PPS (offset from reference PPS). The device has 8 PPS inputs that are measured simultaneously, and it synchronizes itself to an additional reference PPS input. Additionally, it has a PPS output of the synchronized clock which is used for PPS measurement or cascading of multiple PPS Analyzers. Multiple PPS Analyzers can be connected to the same host and are all discovered automatically. It uses a serial interface (mostly over USB) or Ethernet to access the PPS Analyzers.

Key Features:

- 8 PPS inputs per analyzer
- 1 reference PPS input per analyzer
- 1 PPS output per analyzer
- Synchronized Clock via PPS
- Timestamp resolution 1ns TDC
- UART or Ethernet connection

Typical Applications:

- Plugfests & Testbeds
- Long term measurements
- Verification
- Lab



System Architecture:

Specification:	
Interfaces	8 PPS inputs per analyzer, 1 PPS output per analyzer 1 reference PPS input per analyzer,
	2 Configurable threshold signals to alarm when the offset exceeds a defined range
	UART or Ethernet connection
Measurement	Offset in nanoseconds of input PPS against reference PPS
Features	Long term measurements (up to 100000 seconds with sliding screen window)
	Enable, disable, rename individual PPS
	Save screen as PNG, TIFF or BMP
	Log values as CSV (infinite)
	Min, Max, Mean and Standard Deviation calculation
	Python Script for measurements from a script or custom meas- urements
Accuracy	Timestamp resolution is 1ns with TDC
	Individual Delay compensation per PPS (for cable length diffs) EEPROM for Buffer delay compensation
	PPS compensated for synchronization error introduced by the reference PPS
Modularity	Multiple Analyzers supported (in the same Screen)
	Multi User capable (Ethernet only)
	Self-discovery of all Analyzers
	Can be cascaded or parallel feed with the same reference PPS

Deliverables:

- Arduino Shield
- FPGA Bitstream for the Digilent ArtyA7-35T, A7-100T or ArtyS7-50
- Windows Application (Open Source)
- Python Script

Related Products:

- PTP OC/TC/HC/GM/SO
- NTP Server
- PPS Master/Slave

- Adjustable Clock
- Signal Timestamper
- Signal Generator



NetTimeLogic GmbH Synchronization Solutions Strassburgstrasse 10 8004 Zürich Switzerland contact@nettimelogic.com Tel. +41796716211 www.nettimelogic.com

Information contained in this product brief is subject to change without notice. Trademarks used are property of their respective owners. Copyright @ 2024 NetTimeLogic GmbH. All rights reserved.